ABSTRACT This paper presents full-quantum 3-D simulations predicting the electrical performance of nanowire tunnel-FETs based on III-V hetero-junctions. Our calculations exploit an eight-band k·p Hamiltonian within the nonequilibrium Green's functions formalism and include phonon scattering. It is shown that the on-current of GaSb/InAs hetero-junction tunnel-FETs is limited by quantum confinement effects on the bandstructure induced by the small nanowire diameter necessary to preserve an optimal electrostatic integrity at short gate lengths. To circumvent this problem, additional on-current improvements with no substantial subthreshold swing degradation can be achieved by engineering the source region through the insertion of an InAs/GaSb/InAs quantum well along the transport direction. Such a design option is predicted to provide on/off-current ratios larger than 10 7 even at V DD = 300 mV.
I. INTRODUCTION
The power consumption is today the main performance limitation in integrated circuits and systems [1] . Low power (LP) operation requires a very aggressive scaling of the supply voltage, targeting a V DD reduction down to a few hundreds of mV [2] , [3] . At such low V DD values the standard MOSFET works in the weak-inversion or even in the sub-threshold regime and therefore does not provide a sufficiently large ratio between the on-and the off-current. In order to circumvent these difficulties, devices based on energy-filtering mechanisms such as the Tunnel-FETs have been investigated as a feasible way to attain an inverse sub-threshold slope (SS) smaller than 60mV/dec (the fundamental limit for MOSFETs at room temperature) and hence enable a voltage scaling to below 0.5V [4] , [5] .
In the last years several device architectures and technological options have been proposed to realize Tunnel-FETs based on Si, Ge, SiGe, GeSn and III-V materials [6] - [15] . Among these materials, some III-V semiconductors, having a small and direct energy bandgap, are particularly interesting in the search for on-current (I on ) improvements compared to group-IV material transistors. The exploitation of staggered or broken bandgap hetero-junction (HJ) with a reasonably small lattice mismatch, such as the InAs/GaSb type II hetero-junction, have been also proposed to further improve the efficiency of these band-to-band-tunneling transistors [8] , [13] , [14] and indeed large drain currents were reported in several experiments on hetero-junction Tunnel-FETs [11] , [16] - [18] , but with values of the sub-V T swing larger than 60mV/dec at room temperature. However, as suggested by recent results reporting InGaAs Tunnel-FETs with SS values close to 60mV/dec [19] , the large SS values in III-V Tunnel-FETs are a technological problem due to the high density of interfacial defects [20] - [22] , which needs to be addressed by improving the interface quality and optimizing the device design.
The purpose of this paper is to discuss the conditions under which III-V based nanowire (NW) Tunnel-FETs can provide on/off-current ratios according to the LP specifications predicted by the ITRS for conventional MOSFETs [23] , i.e., I on /I off > 10 7 , but using a supply voltage of only V DD = 0.3V. By performing full-quantum simulations based on an 8-band k·p Hamiltonian and the non-equilibrium Green's functions (NEGF) method [24] , we first discuss the importance of quantum confinement effects in the device electrostatics and in the bandstructure properties of hetero-junction NW transistors (in Section II) and then we illustrate the use of source engineering to improve the band-to-band tunneling current with no substantial degradation of the SS. After a brief review of the adoption of the molar fraction grading in the source region [25] , in Section III we present an original design option based on the insertion of a InAs/GaSb/InAs quantum well at the source/channel junction as a way to boost the on-current without deteriorating the sub-threshold slope. Conclusions are addressed in Section IV.
II. GEOMETRICAL DESIGN OF III-V NW TUNNEL-FETS
Our quantum transport model is based on the selfconsistent solution of the 3-D Poisson and Schrödinger equations within the NEGF formalism, and includes acoustic and optical phonon scattering in the self-consistent Born approximation [26] , [27] , within the coupled-mode space approach [28] , [29] . To simulate the bandstructure of III-V NWs, we employed the eight band k·p Hamiltonian proposed in [30] , accounting for the valence and conduction bands of the semiconductor at the point in the presence of the spin-orbit interaction. We note that the adoption of Hamiltonians based on the k·p approximation in nanowires has been validated by comparing the current characteristics obtained with this approach and with atomistic tight-binding methods [31] - [33] as discussed in [29] , [34] and [24] . In the specific case of III-V nanowire Tunnel-FETs, we expect that the adopted 8-band k·p Hamiltonian will provide an accurate physical description of electronic band-to-band tunneling as far as only the valley is relevant for transport, which is true for the lateral sizes (D W ≥ 5 nm) considered in this work [24] . Hetero-junctions were simulated in the real-space Hamiltonian by using a finite-difference discretization and position dependent k·p parameters, according to the values recommended in [35] . A detailed description of our approach including the treatment of phonon scattering and mechanical stress can be found in [24] . All the numerical simulations for nanowire Tunnel-FETs and MOSFETs were obtained by considering the device structure sketched in Fig. 1 , namely a gate-all-around (GAA) rectangular nanowire FET with parameters reported in Table 1 . Our first goal was to define the optimal device geometry providing the smallest inverse sub-V T slope and the largest on-current as it was found that the choice of the lateral size has an impact on both the electrostatic control of the gate and on the transport properties of the nanowire by altering its bandstructure features [13] . Throughout the paper the I DS was normalized to D W and the gate work-function was set to have for the D W = 5nm devices an off-current I off = 10pA/μm (i.e., the ITRS target for I off in LP applications [23] ). For such small values of currents the InAs MOSFET suffers from band-to-band tunneling of electrons from the valence band in the center of the channel to the conduction band in the drain region, which is responsible for the ambipolar behavior present at low V GS values. A first effect of varying the D W of Tunnel-FETs is that the I DS -V GS curves for the devices with larger D W are left shifted because of the smaller quantum confinement. The reduced gate control on the channel potential implies an SS degradation with increasing D W . Hence, for a gate length of L G = 17nm, the choice of D W = 10nm for the InAs Tunnel-FET cannot make possible to obtain SS < 60mV/dec. Furthermore, to preserve electrostatic integrity we will focus on nanowire TFETs with D W = 5nm. This cross section shrinkage leads to quantum 116 VOLUME 3, NO. 3, MAY 2015 confinement effects, with a calculated energy bandgap in the D W = 5nm InAs device that is about twice as large as in bulk InAs [13] . Even if such a bandgap enlargement reduces the band-to-band tunneling probability, the InAs Tunnel-FET presents larger on-currents than the MOSFET, thanks to its lower SS. At such low V DD however, the on-off current ratio is still too small w.r.t. the values required for the next technology nodes [23] . In the search of on-currents larger than 100 μA/μm permitting to attain an I on /I off > 10 7 , other design options able to additionally boost the on-current of Tunnel-FETs are compared in Fig. 3 , where the transfer characteristics of a homo-junction nanowire InAs Tunnel-FET, a strained InAs Tunnel-FET, a GaSb/InAs hetero-junction Tunnel-FET (H-TFET) and an InAs MOSFET are shown. The use of both the GaSb/InAs hetero-junction and of a biaxial tensile strain enhances the I on of homo-junction InAs TFETs, but the strain has also the undesired effect to deteriorate the SS [24] . The hetero-junction device presents, on the contrary, an I on improvement, as well as a well preserved value of SS. Consistently with the discussion presented in [14] , the GaSb/InAs H-TFET seems therefore the most promising choice in terms of on-current. Unfortunately, the I on of this device is still too small to attain the ITRS target of I on /I off > 10 7 , at least at V DD = 0.3V. As discussed in [13] , the limited advantage of the hetero-junction GaSb/InAs compared to the homo-junction InAs Tunnel-FET is a consequence of the quantum confinement, which inhibits the occurrence of a truly broken bandgap despite the properties of GaSb and InAs as bulk materials.
Therefore, alternative on-current boosters for heterojunction Tunnel-FETs should be investigated.
III. ENGINEERING OF THE SOURCE REGION
In this section, we discuss how significant improvements of the on-current can be obtained via the engineering of the source region.
A. MOLAR FRACTION GRADING
One possibility to further enhance the current of H-TFETs is to make use of the molar fraction grading of ternary alloys [25] . The idea is to exploit the fact that in Al x M Ga (1−x M ) Sb the valence band edge varies almost linearly as a function of the Al molar fraction x M and, importantly, with a minimal change in the lattice constant [35] . Consequently, a molar fraction grading in the source region of an Al x M Ga (1−x M ) Sb/InAs H-TFET, can be used to reduce the band bending in the depleted source region and induce a valence band profile much flatter than in the GaSb/InAs H-TFET. In Ref. [25] , for the sake of simplicity, a linear grading of the molar fraction with different thickness values of the grading region T grad was considered (see Fig. 4 ). The on-current enhancement induced by the grading is reported in Fig. 5 showing the I-V curves for the H-TFETs with different T grad , for the GaSb/InAs H-TFET with no grading and also for the InAs MOSFET used as the reference device. The device parameters are the same adopted in Section II and listed in [23] . In particular, the maximal I on values are obtained for a grading thickness between T grad = 4nm and T grad = 6nm. As explained in [25] , this is a consequence of the changes in the hole local density of states (LDOS) induced by the grading, resulting in a deeper penetration in the channel region of the hole wave functions and hence in a larger band-to-band tunneling probability.
B. QUANTUM WELL IN THE SOURCE
The main technological problem of the device proposed in [25] is probably the practical realization of a very steep molar grading of the Al x M Ga (1−x M ) Sb layer going from x M = 1 to x M = 0 in a thin region of a few nanometers. The realization of two (or more) abrupt GaSb/InAs junctions is expected to be simpler than such an aggressive molar fraction grading. In the following we will study the impact on the on-performance of implementing two III-V hetero-junctions. The guiding concept is to create a significant increase of the hole density of states (DOS) at the edge between the source and the channel region. Such a DOS increase will help the penetration of the wave function in the channel region and hence boost the band-to-band current. This configuration can be achieved via a thin quantum well (QW) along the transport direction for the holes, which can be obtained by inserting a few atomic layers of GaSb between two InAs regions.
The source/channel region of the proposed device is sketched in Fig. 6 . It is composed by a first p-doped InAs region and by a thin GaSb undoped layer of thickness T well , while the channel and the drain are composed by undoped InAs and weakly n-doped InAs, respectively. We have considered quantum wells of thickness varying from 1.2 to 7 nm and investigated the corresponding effectiveness in improving the I-V characteristics of the GaSb/InAs H-TFET. Fig. 7 shows the transfer characteristics of the InAs/GaSb/InAs QW-TFET for different values of the well thickness T well . The I-V curves of the InAs MOSFET and of the GaSb/InAs H-TFET are also shown for comparison. The device parameters are the same used in Section II and listed in Table 1 . Similarly to the case of the H-TFET with molar fraction grading, the InAs/GaSb/InAs QW-TFET can outperform the GaSb/InAs H-TFET in terms of I on for different values of T well , still preserving a sub-V T swing of around 30mV/dec. According to Fig. 7 , the maximal I on value of about 150 μA/μm is obtained for T well = 3nm, which mimics a well with 5 unit cells of GaSb (the lattice constant of GaSb is around 0.6nm).
In order to explain in details such a current improvement, we have analyzed the energy spectra of the LDOS 118 VOLUME 3, NO. 3, MAY 2015 (see Fig. 8 ) and the current density (see Fig. 9 ) along the transport direction for both the H-TFET and the QW-TFET and for T well = 3nm. These quantities were plotted together with the spatial profiles of the lowest conduction subband and the highest valence subband. First, an increase of the DOS is visible in the QW-TFET in both the OFF and the ON states As shown in Fig. 9 (a) and (c), when the device is in the OFF state (V GS = 0V; V DS = V DD = 0.3V), the energies important for the band-to-band tunneling are just below the top of the valence subband in the source, that is approximately between 0 and 0.1 eV. In this case, the maxima of the LDOS are energetically located below this energy window and are therefore not active in increasing the current, which also assures that the sub-V T slope is not degraded. In the ON state (V GS = V DS = V DD = 0.3V), however, the change in the LDOS induced by the quantum well has a direct effect on the current (see Fig. 9 (b) and (d)). In this case the DOS maxima in the QW are energetically located in the energy window important for the current, below the source Fermi level E Fs = 0eV and above the conduction subband in the channel. In fact, the QW counteracts the repulsion of the hole LDOS at the source-channel junction when V GS increases, hence boosting the band-to-band tunneling probability.
It is also interesting to analyze why the device with T well = 3nm exhibits the best performance. The cause is the energetic and spatial position of the confined states produced by the quantum well. In Fig. 10 we show the LDOS of the QW-TFET in the ON state for T well = 1.2, 3, 4.8 and 7.2 nm. We can observe that the number of local maxima increases with the well thickness, but also that their distance from the lowest conduction subband (green line) depends on T well . In particular, due to the non-trivial solution of the self-consistent simulation, the devices with a thinner quantum well present LDOS maxima spatially closer to the channel and are then expected to furnish a larger band-to-band tunneling. This is confirmed by Fig. 11 , showing the energetic spectra of the drain current J D (E) and of the effective transmission
where f S(D) is the Fermi function at the source (drain) contact. The devices with T well = 1.2nm and T well = 7.2nm present the worst transmissions, the former because it has a LDOS maximum energetically located below the conduction subband in the channel, the latter because it has LDOS maxima relatively far from the conduction subband due to the triangular shape of the quantum well. The maximal transmission probability is experienced by the devices with T well = 3nm and T well = 4.8 nm, but the latter provides a smaller current because the transmission peak is energetically higher than the source Fermi level E Fs = 0eV and it corresponds to states partially unoccupied.
IV. CONCLUSION
This paper has presented detailed quantum mechanical simulations of III-V based nanowire Tunnel-FETs and discussed the advantages in using hetero-junction with respect to homojunction devices to obtain large I on /I off ratios at low V DD values. The results of this work are summarized in Fig. 12 showing the SS and I on values of the different TunnelFETs considered in this paper. The use of hetero-junctions enhances the on-current of the homo-junction Tunnel-FET while maintaining a steep subthreshold swing unlike other technological options such as strain.
These results suggest that the Tunnel-FET configurations studied in Section III are promising as possible substitutes of standard MOSFETs for low-operating power applications. In particular, we have shown that significant benefits can be obtained by inserting an InAs/GaSb/InAs quantum well in the source region before the channel. This design option can lead to a Tunnel-FET presenting an I on /I off ratio larger than 10 7 at a supply voltage of only 300mV.
